What is System Verilog : #
- SystemVerilog is a hardware description and Verification language(HDVL)
- SystemVerilog is an extensive set of enhancements to IEEE 1364 Verilog-2001 standards
- It has features inherited from Verilog HDL,VHDL,C,C++
- Adds extended features to verilog
- System verilog is the superset of verilog
- It supports all features of verilog plus add on features
- It’s a super verilog
- + More additional features
Introduction to system verilog #
SystemVerilog is a Hardware Description and Verification Language based on Verilog. Although it has some features to assist with design, the thrust of the language is in verification of electronic designs. The bulk of the verification functionality is based on the OpenVera language donated by Synopsys. SystemVerilog has just become IEEE standard P1800-2005
SystemVerilog is an extension of Verilog-2001; all features of that language are available in SystemVerilog. The remainder of this article discusses the features of SystemVerilog not present in Verilog-2001
